Espressif Systems /ESP32-S3 /SPI0 /CTRL2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL2

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CS_SETUP_TIME 0CS_HOLD_TIME 0ECC_CS_HOLD_TIME 0 (ECC_SKIP_PAGE_CORNER)ECC_SKIP_PAGE_CORNER 0 (ECC_16TO18_BYTE_EN)ECC_16TO18_BYTE_EN 0CS_HOLD_DELAY 0 (SYNC_RESET)SYNC_RESET

Description

SPI0 control 2 register.

Fields

CS_SETUP_TIME

(cycles-1) of PREP phase by SPI_CLK, which is the SPI_CS setup time. These bits are combined with SPI_MEM_CS_SETUP bit.

CS_HOLD_TIME

SPI Bus CS (SPI_CS) signal is delayed to inactive by SPI Bus clock (SPI_CLK), which is the SPI_CS hold time in non-ECC mode. These bits are combined with SPI_MEM_CS_HOLD bit.

ECC_CS_HOLD_TIME

SPI_MEM_CS_HOLD_TIME + SPI_MEM_ECC_CS_HOLD_TIME is the SPI_CS hold cycle in ECC mode when accessed flash.

ECC_SKIP_PAGE_CORNER

1: MSPI skips page corner when accesses flash. 0: Not skip page corner when accesses flash.

ECC_16TO18_BYTE_EN

Set this bit to enable MSPI ECC 16 bytes data with 2 ECC bytes mode when accesses flash.

CS_HOLD_DELAY

These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles.

SYNC_RESET

The FSM will be reset.

Links

() ()